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Abstract Top-gated, few-layer MoS2 transistors with HfO2 (6 nm) / Al2O3 (3 nm) gate dielectric 
stacks are fabricated and electrically characterized by capacitance-voltage (C-V) measurements to 
study electrically active traps (Dit) in the vicinity of the Al2O3/MoS2 interface. Devices with low 
Dit and high Dit are both observed in C-V characterization, and the impact of H2/N2 forming gas 
(FG) annealing at &&@ and 6&&@ on the Dit density and distribution is studied. A &&@ anneal 
is able to reduce the Dit significantly while the 6&&@ anneal increases defects in the gate stack. 
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Simulation with modeled defects suggests a sizable decrease in Dit, half the amount of positive 
fixed charge in the dielectric, and slightly increased unintentional doping in MoS2 after a &&@ 
anneal. In the as-fabricated devices displaying high Dit levels, the energy distribution of the Dit 
located at Al2O3/MoS2 interface is continuous from the conduction band edge of MoS2 down to 
0.13eV - 0.35eV below the conduction band edge. A plausible Dit origin in our experiments could 
come from the unexpected oxygen atoms that fill the sulfur vacancies during the UV-O3 
functionalization treatment. The border trap concentration in Al2O3 is the same, both before and 
after the anneal, suggesting a different origin of the border traps, possibly due to the low-
temperature ALD process. 
Keywords Molybdenum disulfide (MoS2), high-k dielectrics, Al2O3, interface traps, border traps, 
capacitance-voltage (C-V).
Introduction
     MoS2 transistors with atomic-layer-deposited (ALD) Al2O3 as the dielectric layers17 have been 
fabricated, which demonstrates that Al2O3 is a promising dielectric candidate to boost the electrical 
performance of MoS2 transistors due to potentially lower charge trap densities at MoS2/Al2O3 
interface.3 Cho, et al. 3 reported that back-gated MoS2 transistors with Al2O3 dielectric have 
significantly smaller I-V hysteresis and stress-induced B8T, compared to MoS2 transistors on SiO2, 
which indicates a low density of charge traps at the MoS2/Al2O3 interface. Bolshakov, et al.,4,5 
demonstrated high performance top-gated few-layer MoS2 transistors fabricated on high-quality 
Al2O3, with an intrinsic mobility µ0 = 145 cm2/V·s and a low subthreshold swing SS = 69 mV/dec. 
Furthermore, dual-gate transistors encapsulated by an Al2O3 dielectric have demonstrated a near-
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ideal SS of 60 mV/dec,7 and improved interface quality by reducing the net fixed positive oxide 
charge,7 compared to HfO2/MoS2 interface. Li, et al. 6 also showed high performance MoS2 
transistors with HfO2/Al2O3/MoS2 top-gate stacks due to low oxide trap density at the interfacial 
region.
     High-k dielectric deposition on Si 8 and III-V materials912 has been widely studied, focusing 
on the interface analysis and engineering. Recently, capacitance-voltage (C-V) characterization on 
MoS2 transistors for HfO2/MoS2 interface study has been reported,13,14 which demonstrates that C-
V measurements are a reliable method to understand the properties of interface traps13 and border 
traps14 in high-k/TMD gate stacks. However, there are limited studies focusing on the Al2O3/MoS2 
interface using C-V measurement and analysis. Park, et al. 15 reported C-V characteristics of 
capacitors with Al2O3 on 100-200 nm thick MoS2, extracting a density of interface traps (Dit) 
values of 1011 cm-2eV-1 to 1014 cm-2eV-1. Takenaka, et al.,16 used the Terman method to analyze 
and compare C-V characterization of MoS2/SiO2, MoS2/HfO2  and MoS2/Al2O3 interfaces. The 
extracted Dit peak values were reported to be about 1×1013 cm-2eV-1 regardless of the dielectric 
selection for back-gated devices on semi-bulk MoS2. 
     In this work, we study the interface properties of Cr / HfO2 (6 nm) / Al2O3 (3 nm) / MoS2 top-
gated stacks on transistor structures by C-V characterization, with an UV-O3 treatment17,18 as the 
surface functionalization method. The annealing effect is also studied with the temperatures at 
&&@ and 6&&@/ Interface traps and border traps in the gate stacks are the focus, which show 
significantly different behavior after the anneals, compared to HfO2/MoS2 gate stacks.19 Forming 
gas annealing (FGA, N2/H2=95/5) at 300 @ is recognized as a promising anneal treatment for 
Al2O3/MoS2 after gate metal deposition, based on the observation of a drastic Dit reduction after 
the anneal. Physics-based device simulations are performed based on defect modeling,2022 which 
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is designed to investigate the impact of defects on semiconductor device performance. From the 
simulation results, we are able to understand the energetic and spatial distribution of the interface 
and border traps observed in the experiments. 
Experiments and Simulation Methods
     Top-gated MoS2 field effect transistors (FETs) are fabricated as the test structure in this work. 
Few-layer (5-15 layers) MoS2 flakes were mechanically exfoliated from commercial synthetic 
MoS2 crystals and transferred onto 270 nm SiO2 on Si wafers. Using photolithography with a lift-
off process, the source and drain of the transistors were formed with Au/Ti (130/20nm) by e-beam 
evaporation. An ultra-high vacuum anneal19 was performed to remove contaminants from the 
MoS2 surface. A 15-minute in-situ UV-O3 surface functionalization17,18 was performed without 
breaking the vacuum. Al2O3 (3nm) and HfO2 (6nm) were deposited at &&@ using ALD17,18 
immediately after the treatment, with precursors of TMA/H2O and TDMA-Hf/H2O, respectively. 
E-beam evaporated Au/Cr (130/20nm) was patterned as the transistor gate by lift-off. To study the 
annealing effects after the initial measurements, a forming gas (FG: N2/H2=95/5) anneal at 1 atm 
was conducted at &&@ or 6&&@ for an hour. Electrical measurements were performed using a 
Keithley 4200 SCS and an Agilent E4980A LCR meter. Variable frequency C-V measurements 
were conducted to investigate the high-k gate stacks, with the source and drain of a transistor 
connected together as the negative electrode, the top gate as the positive electrode, and the wafer 
substrate floating. A schematic cross section of the MoS2 FET and a TEM image of a gate stack 
(HfO2/Al2O3/MoS2) for multi-layer MoS2 are shown in Fig. 1. The gated area of each transistor is 
about 10 µm × 10 µm, or larger, which ensures an appropriate signal to noise ratio in proper C-V 
measurements. The TEM image clearly shows that there is no visible interfacial layer between 
MoS2 and Al2O3, and both Al2O3 and HfO2 layers are uniform. While the Al2O3 dielectric mostly 
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     Typical current-voltage characteristics (i.e., IDS-VGS and IDS-VDS measurements) for devices 
reported herein are shown in Figs. S2 and S3 demonstrating transistor action and quite low gate 
leakage current; however, the focus is on C-V frequency dependence (1 kHz to 1 MHz) for 
electrically active defect detection. An example of an as-fabricated HfO2/Al2O3/MoS2 gate stack 
FET is plotted in Fig. 2(a). The depletion region shows a frequency dispersive C-V response due 
to the existence of Dit at semiconductor/dielectric interfacial region. The fact that these interface 
traps respond to lower frequency AC signals while not able to respond to the higher frequency AC 
signals causes this frequency dispersion. A &&@ FG anneal was performed on this device, and 
the C-V characterization after this anneal is shown in Fig. 2(b). The dispersion in the depletion 
region disappears possibly due to the hydrogen in the FG passivating the interface defects during 
the anneal. By using the conventional high-low frequency (H-L) method,13 the Dit can be extracted 
from the C-V measurement [Fig. 2(c)]. The Dit peak is 4.5×1012 eV-1cm-2 before the anneal, and 
extremely low  lower than the H-L method can accurately determine  after the anneal. However, 
in the accumulation region, a dispersion is observed, which does not show a significant change 
after the anneal. This dispersion is likely related to the border trap response14  traps in the 
dielectric layer, which trap/de-trap electrons through a tunneling process during the electrical 
measurement. In addition, there is a noticeable lateral shift to more positive Vg for the C-V curves 
after the anneal. This means that the &&@ FG anneal can significantly reduce the positive charges 
in the dielectric layers in addition to the Dit reduction, as shown before 4,5,14,19.
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Figure 2. C-V characterization and Dit extraction on a HfO2/Al2O3/MoS2 gate stack (1 kHz 
- 1 MHz) before/after &&@ FG anneal, (a) before the anneal, showing high interface trap 
density. (b) after the &&@ FG anneal, the dispersion disappears, showing a significant 
reduction in Dit. (c) Dit extraction by using the high-low frequency method. The Dit peak 
is 4.5×1012 eV-1cm-2 before the anneal, and extremely low after the anneal (less than  1×109 
eV-1cm-2).
     Another device showing a Dit response is annealed at 6&&@ in FG (Fig. 3). Contrary to the 
&&@ anneal, the 6&&@ results in a degraded device, demonstrating significantly increased C-V 
dispersion. This indicates that the 6&&@ anneal creates large numbers of defects at Al2O3/MoS2 
interface. Dit before and after the anneal is extracted by the multiple-frequency method,13,25 along 
with the interface trap time constants <Mit) [shown in Figs. 3(c) and (d)]. Before the anneal, interface 
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     Additional devices demonstrate a device-to-device variability of the C-V frequency dependence 
in the depletion region. Results of two devices are shown in Fig. 4, where a moderate Dit response 
is observed in (a) and a low Dit response is observed in (b). Similar variation has been reported in 
the literature.13,14,16 Meanwhile, all the devices exhibit a similar border trap response14 in the 
accumulation region. These suggest that the physical origins of the interface traps and border traps 
may be different. The interface traps are likely related to some pre-existing non-uniform 
defects26,27 on the MoS2 surface prior to ALD, which causes the device-to-device variation. The 
dangling bonds, that are generated during the exfoliation process on both the MoS2 surface and 
edges, can be one of the possible sources of this variation. In contrast, the border traps are likely a 
consequence of the low ALD temperature and the deposition rate of the gate dielectric on MoS2,14 
which has much less variation since the same deposition process occurred on these devices.
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Figure 4. Another two devices showing lower Dit response, indicating the device-to-device 
variability.
     Comparing with previous studies on HfO2/MoS2 interfaces,14,19 annealing with the same 
conditions have noticeably different effects on the electrical behavior of the devices with 
Al2O3/MoS2 interfaces. The &&@ FGA introduces more positive charges in HfO2/MoS2 stacks,19 
but reduces positive charges and interface traps in HfO2/Al2O3/MoS2 stacks. The 6&&@ FGA 
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reduces positive charges in HfO2/MoS2 stacks and may slight degrade the devices.19 However, the 
6&&@ FGA largely degrades the interfaces and performance of devices with HfO2/Al2O3/MoS2 
stacks. Confirmation of this is observed in device #4, which shows no appreciable Dit, but was 
annealed at 6&&@/ The results are included in the supplemental information (Fig. S4) and clearly 
demonstrate degraded C-V results. If 6&&@ was a viable FGA temperature for the Al2O3/MoS2 
interface, then the C-V data should have simply reproduced the pre-annealed results for device #4. 
It seems that the Al2O3/MoS2 interface is more sensitive to the anneal temperature, which 
requires a lower annealing temperature to enhance the device performance, compared to 
HfO2/MoS2.
Simulation and Discussion
     In order to quantify the energetic and spatial distributions of these interface traps and border 
traps observed in the C-V characterization, models of defects2022 are used to simulate the C-V 
response of electrically active traps in the gate stack. The C-V characterization for the sample 
annealed at &&@ is fitted by the simulation software. Both experimental and simulated C-V 
characteristics are shown in Fig. 5  experimental data as symbols and simulated data as lines. The 
inset figures show schematic device structures with interface traps in blue and border traps in red. 
Schematic energy band diagrams are show in Fig. 6, with the interface and border traps that affect 
the C-V behavior in our experiments. The traps are determined to be uniformly distributed within 
a certain energy range. Before the anneal, the energy distribution of the Dit is continuous from the 
MoS2 conduction band edge (ECB) to 0.35eV below the band edge, with a value of 1.3×1013cm-2 
eV-1. The simulation result shows that the &&@ FGA decreases Dit from 1.3×1013cm-2 eV-1 to an 
ultra-low value (Dit removed in the simulation after the anneal). A border trap concentration of Nbt 
= 1.0×1019 cm-3 in the Al2O3/MoS2 interfacial region is found before and after the anneal, 
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consistent with the intrinsic defect densities reported in the literature for alumina. The traps in 
HfO2 are not considered here due to the relative distance from the MoS2 interface, although the 
fixed positive charges in HfO2 28 are included. The Dit value before the anneal is slightly higher 
than the extracted Dit from H-L frequency method, probably because the frequency range of the 
experiments cannot reach the ideal limits for the H-L method, which can result in an 
underestimation of the Dit (i.e., Dit can respond with the AC signal in a wider frequency range than 
measured). The positive charges in the Al2O3 dielectric decreases from 5.1×1013 cm-2 to 2.6×1013 
cm-2 due to the anneal. Interestingly, the anneal activates unintentional n-type doping in MoS2 
(from 9.0×1018 cm-3 to 1.7×1019 cm-3), which was also reported previously for the HfO2/MoS2 
interface.19 These unintentional doping sites may come from the impurities29 in the MoS2 layers.
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Figure 5. Simulation fitting of C-V characterization results for (a) As-fabricated device. 
(b) Device after FGA 300 @/ Inset: Schematic device structure with interface traps (blue) 
and border traps (red).
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Figure 6. Schematic energy band diagrams of the distributions of interface traps (before 
anneal) and border traps (before/after anneal). (a) In accumulation, border traps in Al2O3 
have an influence of the C-V characterization. (b) In depletion, interface traps in the MoS2 
band gap dominate the C-V response.
     The other as-fabricated devices are also studied using the same defect models.2022 Figure 7 
shows the C-V fitting results for three other devices which are fabricated with the same process 
but demonstrate slightly different electrical characteristics. All the devices show different C-V 
behavior in the depletion region due to different Dit distribution but similar behavior in the 
accumulation due to similar border traps densities. The Dit and its energy range, correlated 
subthreshold slope (SS) from Fig. S3, and Nbt values are summarized in Table 1. Device 4 has 
little C-V dispersion information, so it is hard to accurately estimate the Dit (about 6.2×1011cm-
2eV-1, extracted from the little dispersion in the depletion region) and energy range for this device. 
All other devices show a Dit energy ranging from the MoS2 conduction band edge (ECB) to 0.13-
0.35 eV below in the band gap, and a range of Dit values.
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Figure 7. Defect model2022 fitting results of C-V characterizations on another three as-
fabricated devices.
Table 1. Summary of Dit , SS, and Nbt of as-fabricated samples.
Device 1 Device 2 Device 3 Device 4
Dit (1013 cm-2 eV-1 ) 1.3 1.6 0.27
Below 
detection







Subthreshold Slope, SS (mV/dec) ~121 ~131 ~70 ~67
Nbt (1019 cm-3) 1.0 2.3 1.5 2.0
     Based on the analysis above, the Dit is highly likely related to defects which exist before surface 
treatment or ALD, due to the range of different values with similar  Dit energy distributions. Sulfur 
vacancies (VS)26,27,30,31 are the defects that have been widely reported in the literature. The VS can 
likely cover 0.1% -5% of the surface area after mechanical exfoliation,26 which is well within the 
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range that electrical characterization can detect. However, the sulfur vacancies should have a 
peaked distribution and the energy level is relatively deep into the band gap,32 while in our case, 
the defects levels are uniform, continuous, and are close to conduction band edge. Thus, the defects 
directly detected in the C-V measurements here are not peak-distributed VS. Actually, considering 
the process of gate stack formation, especially the UV-O3 treatment,17 it can be safely assumed 
that most Vs are readily filled by oxygen during the treatment because of a lower formation energy 
needed for oxygen to fill the Vs than the energy of the O-S bonds formation.17 The continuous 
defect levels close to conduction band edge are also in a good agreement with the simulation 
focusing on the oxidation of the MoS2 surface.33 In the simulation work by S. KC, et al.,33 where 
oxygen filled the Vs, the density of states (DOS) are formed at both conduction band and valence 
band edges of MoS2, and the DOS at conduction band are continuous and relatively uniform (Fig. 
6 in reference33 ). Thus, a plausible origin of the Dit in our experiments are quite likely oxygen 
atoms that fill the Vs during the UV-O3 treatment. Also, defects may be greatly reduced if VS can 
be passivated before the UV-O3 surface functionalization, using a sulfur treatment34 that has been 
proposed in the literature. To further minimize the density of these defects, it is found that the 
&&@ FGA works for reducing the Dit response, possibly by a H-passivation process. 
Conclusion
     In this work, top-gated, few-layer MoS2 transistors with HfO2 (6 nm) / Al2O3 (3 nm) gate 
dielectric stacks are fabricated and electrically characterized by C-V measurements to study 
electrically active defects in the interfacial region. Devices with low Dit and high Dit are observed 
in the C-V characterization. FG anneals at &&@ or 6&&@ are performed on devices having 
interface states present. A &&@ FG anneal is able to reduce the Dit significantly while the 6&&@ 
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FG anneal increases defects in the gate stack. Simulation results suggest a largely decreased Dit, 
reduced positive charge in the dielectric, but slightly increased unintentional doping in MoS2 after 
the &&@ FG anneal. For the as-fabricated devices having Dit, the energy distribution of the Dit is 
continuous from the conduction band edge of MoS2 down to 0.13eV - 0.35eV into the band gap, 
at Al2O3/MoS2 interface for all devices measured. A plausible Dit origin in our experiments is that 
unexpected oxygen atoms fill the sulfur vacancies during the UV-O3 treatment. The border trap 
concentration in Al2O3 is not changed before and after the anneal, suggesting different origins of 
these traps, possibly due to the low-temperature ALD process. While the &&@ FGA works for 
reducing the Dit response, it may also be greatly reduced if the sulfur vacancies can be passivated 
before the UV-O3 surface functionalization.
Supporting Information
Optical photos of a representative device (Fig. S1); Parameters used/extracted in defect modeling 
(Table S-I); Typical (a) IDS-VGS (b) IDS-VDS characteristics for the as-fabricated MoS2 transistors 
(Fig. S2); IDS-VGS data for the four devices used in C-V collection and analysis (Fig. S3); Multi-
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